Features & Benefits
- Four latch circuits are included in the CD4042B design.
- Common clock strobing enhances synchronization.
- Complementary buffered outputs for consistent performance.
- Compatible with low power TTL standards.
- Ideal for buffer storage and general digital logic.
- Complies with JEDEC Tentative Standard for device specifications.